Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / coolmoon
Latch up effect can be minimized by 1.putting the isolation
between pmos and nmos regions.
2. changing the dopping concentrations thus reducing the
gain of pnpn device.
SOI (silicon on insulator)doesnt have any latch up problem.
because of latch up effect there is the short between power
lines and the continuous current flows through the device
till the power down. This results into malfunctioning of
the device, resulting into its damage. This latch problem
is observed in case of two transistors arranged side by
side forming pnpn/npnp structure. (structure like SCR or
thyristor).
| Is This Answer Correct ? | 37 Yes | 6 No |
Post New Answer View All Answers
Explain how Verilog is different to normal programming language?
Explain the operation of a 6T-SRAM cell?
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
Explain what is the use of defpararm?
Explain the working of Insights of a pass gate ?
what is Slack?
What is the difference between nmos and pmos technologies?
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.
What is the critical path in a SRAM?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
what is SCR (Silicon Controlled Rectifier)?
Explain the Various steps in Synthesis?
What is Noise Margin? Explain the procedure to determine Noise Margin?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.
