Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / coolmoon
Latch up effect can be minimized by 1.putting the isolation
between pmos and nmos regions.
2. changing the dopping concentrations thus reducing the
gain of pnpn device.
SOI (silicon on insulator)doesnt have any latch up problem.
because of latch up effect there is the short between power
lines and the continuous current flows through the device
till the power down. This results into malfunctioning of
the device, resulting into its damage. This latch problem
is observed in case of two transistors arranged side by
side forming pnpn/npnp structure. (structure like SCR or
thyristor).
| Is This Answer Correct ? | 37 Yes | 6 No |
Post New Answer View All Answers
Explain various adders and difference between them?
What is Noise Margin? Explain the procedure to determine Noise Margin?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
What are the steps involved in designing an optimal pad ring?
Explain the Working of a 2-stage OPAMP?
Are you familiar with the term snooping?
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
Explain why is the number of gate inputs to cmos gates usually limited to four?
Are you familiar with the term MESI?
Explain what is the depletion region?
Describe the various effects of scaling?
Write a VLSI program that implements a toll booth controller?
