Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / madhu
Latch-up is a condition in which the parasitic components
give rise to the Establishment of low resistance conducting
path between VDD and VSS with Disastrous results.
| Is This Answer Correct ? | 41 Yes | 4 No |
Post New Answer View All Answers
Explain what is Verilog?
Explain Cross section of an NMOS transistor?
Explain the operation of a 6T-SRAM cell?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
How does Vbe and Ic change with temperature?
Explain what is multiplexer?
what is verilog?
Give the cross-sectional diagram of the cmos.
What is threshold voltage?
What is the difference between the mealy and moore state machine?
What happens if we delay the enabling of Clock signal?
What is the critical path in a SRAM?
Explain how logical gates are controlled by Boolean logic?
Explain how MOSFET works?
Implement a function with both ratioed and domino logic and merits and demerits of each logic?
