Answer Posted / madhu
Latch-up is a condition in which the parasitic components
give rise to the Establishment of low resistance conducting
path between VDD and VSS with Disastrous results.
| Is This Answer Correct ? | 41 Yes | 4 No |
Post New Answer View All Answers
Explain Basic Stuff related to Perl?
What is the function of tie-high and tie-low cells?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
Mention what are the two types of procedural blocks in Verilog?
For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?
Draw the stick diagram of a NOR gate. Optimize it
What is Body Effect?
What is the difference between nmos and pmos technologies?
If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
What transistor level design tools are you proficient with? What types of designs were they used on?
Explain how MOSFET works?
How does Vbe and Ic change with temperature?
Write a VLSI program that implements a toll booth controller?
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
