Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / madhu
Latch-up is a condition in which the parasitic components
give rise to the Establishment of low resistance conducting
path between VDD and VSS with Disastrous results.
| Is This Answer Correct ? | 41 Yes | 4 No |
Post New Answer View All Answers
What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus
Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;
Give the cross-sectional diagram of the cmos.
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
Tell me how MOSFET works.
what is SCR (Silicon Controlled Rectifier)?
Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times
Cross section of a PMOS transistor?
What are the changes that are provided to meet design power targets?
What are the steps involved in preventing the metastability?
What are the various regions of operation of mosfet? How are those regions used?
Explain Basic Stuff related to Perl?
For CMOS logic, give the various techniques you know to minimize power consumption
What transistor level design tools are you proficient with? What types of designs were they used on?
In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?
