Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times
No Answer is Posted For this Question
Be the First to Post Answer
What r the phenomenon which come into play when the devices are scaled to the sub-micron lengths?
What is SPICE?
Factors affecting Power Consumption on a chip?
Have you studied pipelining? List the 5 stages of a 5 stage pipeline. Assuming 1 clock per stage, what is the latency of an instruction in a 5 stage machine? What is the throughput of this machine ?
What does the above code synthesize to?
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
What is component binding?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
Mention what are the two types of procedural blocks in Verilog?
For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?
What transistor level design tools are you proficient with? What types of designs were they used on?
What are the different limitations in increasing the power supply to reduce delay?