Interested to Buy Any Domain ? << Click Here >> for more details...
What?s the critical path in a SRAM?
- 2 Answers
- 11685 Views
- Infosys, Intel, Texas, I also Faced
- E-Mail Answers
Answer Posted / arun
critical path occurs during reading operation
so ready delay = precharge delay + row deocder delay+
bitline discharge delay+ sense amplifier delay+ mux delay
| Is This Answer Correct ? | 8 Yes | 0 No |
Post New Answer View All Answers
Design an 8 is to 3 encoder using 4 is to encoder?
what is the use of defpararm?
What are the different classification of the timing control?
Explain the three regions of operation of a mosfet.
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
What was your role in the silicon evaluation/product ramp? What tools did you use?
Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)
What is the difference between cmos and bipolar technologies?
Explain the working of Insights of a pass gate ?
How binary number can give a signal or convert into a digital signal?
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
For CMOS logic, give the various techniques you know to minimize power consumption
What types of CMOS memories have you designed? What were their size? Speed?
