What?s the critical path in a SRAM?
- 2 Answers
- 10212 Views
- Infosys, Intel, Texas, I also Faced
- E-Mail Answers
Answer Posted / arun
critical path occurs during reading operation
so ready delay = precharge delay + row deocder delay+
bitline discharge delay+ sense amplifier delay+ mux delay
| Is This Answer Correct ? | 8 Yes | 0 No |
Post New Answer View All Answers
Explain the Various steps in Synthesis?
In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?
For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?
What happens if we delay the enabling of Clock signal?
What is look up table in vlsi?
Explain various adders and difference between them?
What types of CMOS memories have you designed? What were their size? Speed?
If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?
Draw a CMOS Inverter. Explain its transfer characteristics
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
What is the purpose of having depletion mode device?
Explain why present VLSI circuits use MOSFETs instead of BJTs?
Explain how binary number can give a signal or convert into a digital signal?
Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?
What does the above code synthesize to?
