Interested to Buy Any Domain ? << Click Here >> for more details...
What?s the critical path in a SRAM?
- 2 Answers
- 11631 Views
- Infosys, Intel, Texas, I also Faced
- E-Mail Answers
Answer Posted / arun
critical path occurs during reading operation
so ready delay = precharge delay + row deocder delay+
bitline discharge delay+ sense amplifier delay+ mux delay
| Is This Answer Correct ? | 8 Yes | 0 No |
Post New Answer View All Answers
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.
In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?
what is SCR (Silicon Controlled Rectifier)?
what are three regions of operation of MOSFET and how are they used?
Are you familiar with the term MESI?
What are the Factors affecting Power Consumption on a chip?
what is verilog?
Basic Stuff related to Perl?
Give the cross-sectional diagram of the cmos.
Write a program to explain the comparator?
Explain the working of Insights of an inverter ?
Explain why present VLSI circuits use MOSFETs instead of BJTs?
What types of high speed CMOS circuits have you designed?
Explain CMOS Inverter transfer characteristics?
Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times
