Interested to Buy Any Domain ? << Click Here >> for more details...
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
- 0 Answers
- 1436 Views
- Infosys, I also Faced
- E-Mail Answers
No Answer is Posted For this Question
Be the First to Post Answer
Explain CMOS Inverter transfer characteristics?
What is the depletion region?
While using logic design, explain the various steps that r followed to obtain the desirable design in a well defined manner?
What are set up time & hold time constraints? What do they signify?
What products have you designed which have entered high volume production?
Factors affecting Power Consumption on a chip?
Explain how logical gates are controlled by Boolean logic?
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
Give the expression for calculating Delay in CMOS circuit?
Explain how binary number can give a signal or convert into a digital signal?
Explain the working of Insights of a pass gate ?
What is Noise Margin? Explain the procedure to determine Noise Margin?
86 Family 
