Interested to Buy Any Domain ? << Click Here >> for more details...
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
- 0 Answers
- 1505 Views
- Infosys, I also Faced
- E-Mail Answers
No Answer is Posted For this Question
Be the First to Post Answer
Factors affecting Power Consumption on a chip?
While using logic design, explain the various steps that r followed to obtain the desirable design in a well defined manner?
What?s the difference between Testing & Verification?
Draw a 6-T SRAM Cell and explain the Read and Write operations
What is the build-in potential?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
What types of CMOS memories have you designed? What were their size? Speed?
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
What is interrupt latency?
What is FPGA?
What is the depletion region?
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
86 Family 
