Follow Our FB Page << CircleMedia.in >> for Daily Laughter. We Post Funny, Viral, Comedy Videos, Memes, Vines...


Factors affecting Power Consumption on a chip?

Answers were Sorted based on User's Feedback



Factors affecting Power Consumption on a chip?..

Answer / srujana

Power consumption on a chip can be classified majorly in
to 2 types:
1. Static Power consumption
2. Dynamic Power consumption
Static Power consumption: Leakage power is the major
contributor in static power consumption. The subthreshold
leakage power due to reduced threshold value due to
reduced supply voltages as technology is shrinking is the
major contributor of leakage power.
Dynamic Power consumption:
1.This is due to the increase in frequency of the chip,
which results in high switching rates of the clock
2. Due to increase in the complexity of the chip and the
increase in the instance count of the chip.

Is This Answer Correct ?    16 Yes 0 No

Factors affecting Power Consumption on a chip?..

Answer / khush

the faster the clock the more power used, the longer the
wires the more power used, the number of transitions i.e.
the faster the switching the more power used - power is
proportional to switching frequency.

Is This Answer Correct ?    8 Yes 0 No

Factors affecting Power Consumption on a chip?..

Answer / pankaj

power is dirlectly proportional to the square of suplly
voltage so is the supply voltage reduces the power is also
reduced but the lekage cuurent is increased. so voltage
level can't be reduced so much.

Is This Answer Correct ?    6 Yes 1 No

Factors affecting Power Consumption on a chip?..

Answer / subu

1) Number of state Transition.
2) Ideal clock input (instead we can give clock gating)

Is This Answer Correct ?    5 Yes 2 No

Factors affecting Power Consumption on a chip?..

Answer / bhawna

In addition to Static and Dynamic Power the other major contributor is:
Activity factor - how often the gates are switching
Optimal sizing - same logical effort is approximately same delay however the least size will give least power
Total Capacitance charging/discharging per cycle - depends on optimal layout design to reduce the capacitance by proper choice of available metal layers

Is This Answer Correct ?    2 Yes 0 No

Factors affecting Power Consumption on a chip?..

Answer / rajkumar

Leakage power
Dynamic power
Short circuit power

Is This Answer Correct ?    0 Yes 0 No

Factors affecting Power Consumption on a chip?..

Answer / p.mgr

If the coding of chip is increased then the power
consumption also increased

Is This Answer Correct ?    4 Yes 14 No

Post New Answer



More VLSI Interview Questions

What is Fowler-Nordheim Tunneling?

2 Answers   Intel,


Which gate is normally preferred while implementing circuits using CMOS logic, NAND or NOR? Why?

13 Answers   Intel,


What are the different measures that are required to achieve the design for better yield?

0 Answers  


Explain how MOSFET works?

0 Answers  


What is polymorphism? (C++)

2 Answers   Intel,






How can you construct both PMOS and NMOS on a single substrate?

0 Answers   IBM, Intel,


Insights of an inverter. Explain the working?

1 Answers   Intel,


Insights of a Tri-State Inverter?

3 Answers   Intel,


What types of high speed CMOS circuits have you designed?

0 Answers   Intel,


In what cases do you need to double clock a signal before presenting it to a synchronous state machine?

1 Answers   Intel,


Insights of a pass gate. Explain the working?

0 Answers   Intel,


Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;

0 Answers  






Categories