Factors affecting Power Consumption on a chip?
Answer Posted / pankaj
power is dirlectly proportional to the square of suplly
voltage so is the supply voltage reduces the power is also
reduced but the lekage cuurent is increased. so voltage
level can't be reduced so much.
| Is This Answer Correct ? | 6 Yes | 1 No |
Post New Answer View All Answers
Explain sizing of the inverter?
What are the steps required to solve setup and hold violations in vlsi?
Explain Cross section of an NMOS transistor?
What was your role in the silicon evaluation/product ramp? What tools did you use?
Differences between IRSIM and SPICE?
What is the difference between the mealy and moore state machine?
What are the steps involved in designing an optimal pad ring?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
What are the different measures that are required to achieve the design for better yield?
What are the different classification of the timing control?
Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?
What are the changes that are provided to meet design power targets?
What is Noise Margin? Explain the procedure to determine Noise Margin?
Write a program to explain the comparator?
What transistor level design tools are you proficient with? What types of designs were they used on?