Interested to Buy Any Domain ? << Click Here >> for more details...
Factors affecting Power Consumption on a chip?
- 7 Answers
- 17330 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / subu
1) Number of state Transition.
2) Ideal clock input (instead we can give clock gating)
| Is This Answer Correct ? | 5 Yes | 2 No |
Post New Answer View All Answers
Draw the Layout of an Inverter?
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
What types of high speed CMOS circuits have you designed?
Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?
What are the different classification of the timing control?
Draw a CMOS Inverter. Explain its transfer characteristics
Explain the Charge Sharing problem while sampling data from a Bus?
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
What are the Factors affecting Power Consumption on a chip?
What is the main function of metastability in vsdl?
How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?
What is the purpose of having depletion mode device?
What are the different measures that are required to achieve the design for better yield?
What are the different gates where boolean logic are applicable?
