Factors affecting Power Consumption on a chip?
- 7 Answers
- 14791 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / subu
1) Number of state Transition.
2) Ideal clock input (instead we can give clock gating)
| Is This Answer Correct ? | 5 Yes | 2 No |
Post New Answer View All Answers
What types of high speed CMOS circuits have you designed?
What is the function of chain reordering?
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
What's the price in 1K quantity?
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
Implement F= not (AB+CD) using CMOS gates?
Draw a 6-T SRAM Cell and explain the Read and Write operations
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?
How can you construct both PMOS and NMOS on a single substrate?
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
what are three regions of operation of MOSFET and how are they used?
Are you familiar with the term snooping?
what is verilog?
Explain the Various steps in Synthesis?
