Interested to Buy Any Domain ? << Click Here >> for more details...
Factors affecting Power Consumption on a chip?
- 7 Answers
- 17318 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / bhawna
In addition to Static and Dynamic Power the other major contributor is:
Activity factor - how often the gates are switching
Optimal sizing - same logical effort is approximately same delay however the least size will give least power
Total Capacitance charging/discharging per cycle - depends on optimal layout design to reduce the capacitance by proper choice of available metal layers
| Is This Answer Correct ? | 2 Yes | 0 No |
Post New Answer View All Answers
What transistor level design tools are you proficient with? What types of designs were they used on?
What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus
Explain Cross section of an NMOS transistor?
Explain the three regions of operation of a mosfet.
What products have you designed which have entered high volume production?
what is the difference between the TTL chips and CMOS chips?
Mention what are the different gates where Boolean logic are applicable?
What does the above code synthesize to?
What is Noise Margin? Explain the procedure to determine Noise Margin?
What transistor level design tools are you proficient with? What types of designs were they used on?
How do you size NMOS and PMOS transistors to increase the threshold voltage?
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?
What are the steps involved in designing an optimal pad ring?
