Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...


How can you construct both PMOS and NMOS on a single substrate?


No Answer is Posted For this Question
Be the First to Post Answer

Post New Answer

More VLSI Interview Questions

What happens if we delay the enabling of Clock signal?

0 Answers  


What is latchup? Explain the methods used to prevent it?

2 Answers   Intel,


Insights of a 2 input NOR gate. Explain the working?

1 Answers   Infosys, Intel,


Explain why present VLSI circuits use MOSFETs instead of BJTs?

0 Answers  


What is FPGA?

7 Answers   Intel,


What is the function of tie-high and tie-low cells?

0 Answers  


Differences between DRAM and SRAM?

14 Answers   Infosys, Intel, University, Wipro,


Suppose you have a combinational circuit between two registers driven by a clock. What will you do if the delay of the combinational circuit is greater than your clock signal? (You can't resize the combinational circuit transistors)

6 Answers  


If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?

0 Answers   Intel,


How about voltage source?

0 Answers  


What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?

0 Answers   Intel,


Explain what is Verilog?

0 Answers  


Categories