Interested to Buy Any Domain ? << Click Here >> for more details...
What is hot electron effect?
- 3 Answers
- 13546 Views
- Intel, I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / khush
Hot Electron Effect is when a high electric field intensity
developed across the channel causes an avalanche of
electronic charge to break the insulation barrier. As a
result high speed electrons are directed towards the
(floating) gate. This is a charge injection mechanism and is
used in NOR flash programming, better known as Channel Hot
Electron Programming. Flash cells which use this technique
damages the oxide layer with every write.
| Is This Answer Correct ? | 8 Yes | 4 No |
Answer / eric
This is caused because the device dimensions have been scaled down, but power supply and the operating voltages have not scaled accordingly. This causes the increase of electrical field strength and the velocity of electrons. Electrons trapped in oxide change the threshold voltage, typically increasing the threshold of NMOS, decreasing the threshold of PMOS. The hot-electron phenomenon can lead to a long-term reliability problem. To keep the hot-carrier effect under control, specailly engineered drain and source regions are used to keep the electrical fields in bound.
| Is This Answer Correct ? | 4 Yes | 1 No |
Answer / anantharaja
Hot electrons are non equilibrium electrons or holes in
semiconductors.
| Is This Answer Correct ? | 1 Yes | 3 No |
Explain the Various steps in Synthesis?
How does Resistance of the metal lines vary with increasing thickness and increasing length?
What is Cross Talk?
What is latchup? Explain the methods used to prevent it?
What are the main issues associated with multiprocessor caches and how might you solve them?
Mention what are the different gates where Boolean logic are applicable?
Explain why & how a MOSFET works?
How to find the read failiure probablity in SRAM?
What is Fowler-Nordheim Tunneling?
Why does the present vlsi circuits use mosfets instead of bjts?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
86 Family 
