Interested to Buy Any Domain ? << Click Here >> for more details...
In what cases do you need to double clock a signal before
presenting it to a synchronous state machine?
- 1 Answers
- 5651 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / sudeep
when ur transfering a data b/w two different clock domains,
ex:- The Fsm and ur outside design is working at different
frequencies, to synchronise these signals u do double
clocking to avoid metastability before transferring it into
the FSM.
| Is This Answer Correct ? | 8 Yes | 0 No |
Post New Answer View All Answers
What is look up table in vlsi?
What are the ways to Optimize the Performance of a Difference Amplifier?
What was your role in the silicon evaluation/product ramp? What tools did you use?
What are the Factors affecting Power Consumption on a chip?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
Explain the operation considering a two processor computer system with a cache for each processor.
What is Body Effect?
How about voltage source?
what is a sequential circuit?
For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?
why is the number of gate inputs to CMOS gates usually limited to four?
What is threshold voltage?
How logical gates are controlled by boolean logic?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
Mention what are the different gates where Boolean logic are applicable?
