In what cases do you need to double clock a signal before
presenting it to a synchronous state machine?
Answer Posted / sudeep
when ur transfering a data b/w two different clock domains,
ex:- The Fsm and ur outside design is working at different
frequencies, to synchronise these signals u do double
clocking to avoid metastability before transferring it into
the FSM.
| Is This Answer Correct ? | 8 Yes | 0 No |
Post New Answer View All Answers
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
What types of high speed CMOS circuits have you designed?
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
What is the difference between synchronous and asynchronous reset?
Basic Stuff related to Perl?
What are the various regions of operation of mosfet? How are those regions used?
What is the difference between nmos and pmos technologies?
Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
What was your role in the silicon evaluation/product ramp? What tools did you use?
What are the Advantages and disadvantages of Mealy and Moore?
what are three regions of operation of MOSFET and how are they used?
What are the ways to Optimize the Performance of a Difference Amplifier?
Mention what are three regions of operation of mosfet and how are they used?