Interested to Buy Any Domain ? << Click Here >> for more details...
In what cases do you need to double clock a signal before
presenting it to a synchronous state machine?
- 1 Answers
- 5549 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / sudeep
when ur transfering a data b/w two different clock domains,
ex:- The Fsm and ur outside design is working at different
frequencies, to synchronise these signals u do double
clocking to avoid metastability before transferring it into
the FSM.
| Is This Answer Correct ? | 8 Yes | 0 No |
Post New Answer View All Answers
What are the steps involved in designing an optimal pad ring?
What are the various regions of operation of mosfet? How are those regions used?
Draw a 6-T SRAM Cell and explain the Read and Write operations
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.
Write a program to explain the comparator?
Explain what is Verilog?
What are the main issues associated with multiprocessor caches and how might you solve them?
what is multiplexer?
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?
How logical gates are controlled by boolean logic?
Explain the Various steps in Synthesis?
What are the different ways in which antenna violation can be prevented?
What is threshold voltage?
