1,what is the different between signal and variables in
VHDL?
2,what is the different between function and procedure in
VHDL?
Answer / jimmy.gugon
Hello,
A function returns 1 value whereas a procedure can return
multiple values? Could someone elucidate this for me? Also, I
am confused about the scope of signals. If I declare a signal
within an architecture, does the scope of this signal extend
to functions declared within processes in the architecture? If
not, is there a way to do this without passing the signals? I
would like to call functions in a way resembling scripts that
allowed for greater code readability.
| Is This Answer Correct ? | 0 Yes | 3 No |
how is question aries in technical
why rxlevel is negative valued ???
Hi all Pleas if any one could me help out in getting the objective question papers for EC subjects. the technical questions asked in companies
What is the main purpose of power electronics?
in microcontroller why processor is used why not controller?
realize a full adder from 3:8 decoder
Types of (Open Shortest Path First) Link State Advertisements (LSAs)?
what is the distance maintained between the power and data cables with respect to the KVA .... plss give me the formula
why we use chopper circuit in TV ?
What is the difference between power amplifier and voltage amplifier?
WHAT IS THE DIFFERENCE BETWEEN FIX32 & WINCC
Define latching current?
Civil Engineering (5086)
Mechanical Engineering (4456)
Electrical Engineering (16639)
Electronics Communications (3918)
Chemical Engineering (1095)
Aeronautical Engineering (239)
Bio Engineering (96)
Metallurgy (361)
Industrial Engineering (259)
Instrumentation (3014)
Automobile Engineering (332)
Mechatronics Engineering (97)
Marine Engineering (124)
Power Plant Engineering (172)
Textile Engineering (575)
Production Engineering (25)
Satellite Systems Engineering (106)
Engineering AllOther (1379)