1,what is the different between signal and variables in
VHDL?
2,what is the different between function and procedure in
VHDL?
Answer Posted / jimmy.gugon
Hello,
A function returns 1 value whereas a procedure can return
multiple values? Could someone elucidate this for me? Also, I
am confused about the scope of signals. If I declare a signal
within an architecture, does the scope of this signal extend
to functions declared within processes in the architecture? If
not, is there a way to do this without passing the signals? I
would like to call functions in a way resembling scripts that
allowed for greater code readability.
| Is This Answer Correct ? | 0 Yes | 3 No |
Post New Answer View All Answers
hiii,i am richa.. i want to know .. the criteria for appearung for BEL... how much percent i shuold have and is it will be for per semester or for a whole year
What is an fpga?
What is the tri state of a signal?
With the help of diagram explain a cmos inverter.
What is snooping cache?
What are the disadvantages of pwm control?
What is cdma, tdma, fdma?
i want exam information bhel, nal, hal, bel you have any idea or any question papers or placement papers please send soon
Explain why are using 4ma to 20ma for signal transfer. Why not 0 to 20ma?
What are the different methods of firing circuits for line commutated converter?
Why are the 2 input terminals of an op-amp are called as inverting & non-inverting terminals?
Describe the working of dual converter?
Explain the working of stepping motors.
Explain what is a voltage follower?
the number of factors of 576?and the logic for this question?