Answer / rajdeep saha

Latency is the delay of a device , a circuit, or a programme that you have to accept but can’t change or remove. Latency is the time between the moment something is initiated and the moment one of its effects begins or becomes detectable.
,
,
,
,
As of 2006, typical chip areas range from a few square millimeters to around 350 mm2, with up to 1 million transistors per mm2.

I AM DOING MY ELECTRONICS AND COMMUNICATION ENGINEERING.I NEED SOME SUGGESTIONS REGARDING THE COURSES THAT I CAN STUDY SO THAT I GET BETTER CHANCES FOR JOBS..WAITING FOR SOME SUGGESTIONS IN yamini1825@yahoo.com..THANK YOU

0 Answers  

---

Why common-collector circuit is known as an emitter follower?

0 Answers  

---

What is the percentage i get to work in MICROSOFT

0 Answers  

---

describe the timing circuit of 8085 mpu?

0 Answers   Vodafone,

---

In a bipolar junction transistor (take it an n-p-n BJT),,in comparison between EMITTER and COLLECTOR ,,who has higher negativity??

3 Answers  

---

Explain avalanche breakdown?

0 Answers  

---

please send the last 5 years {{{JUNIOR ENGINEER - ELECTICAL, ELECTRONICS RRB CHENNAI}}} TECHNICAL question papers TO MY EMAIL ID pushpapappu@yahoo.co.in

0 Answers  

---

What can be the reasons of Handover failure?

3 Answers   Ericsson, TKS, TNS,

---

A thread has to access the address space of all other threads in the same process and can therefore mess up the stacks of other threads. Why is this not a protection problem? Could the same be allowed to occur for processes, e.g. one process writing data into the stack of other.

0 Answers   HCL,

---

Could somone help to get the detailed notes for telecom testing.please contact me on ani.bhardwaj@rediffmail.com

0 Answers   Infosys,

---

how a call route from pstn to mobile.please tell in details

6 Answers   Ericsson,

---

where do i get exercises for electronic circuits lab, i.e, designing various waveform(clipper, clamper, rectifiers)

0 Answers  

---