What happens to delay if you increase load capacitance?
Answer Posted / shashank agarwal
Since delay=f*C*Vdd^2, delay increases with the increase in the load capacitance
| Is This Answer Correct ? | 1 Yes | 1 No |
Post New Answer View All Answers
What happens if we use an Inverter instead of the Differential Sense Amplifier?
Draw the stick diagram of a NOR gate. Optimize it
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
Explain the three regions of operation of a mosfet.
In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?
How about voltage source?
Explain how Verilog is different to normal programming language?
For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?
What are the steps involved in designing an optimal pad ring?
Explain CMOS Inverter transfer characteristics?
Give the cross-sectional diagram of the cmos.
What are the changes that are provided to meet design power targets?
What is the critical path in a SRAM?
Mention what are three regions of operation of mosfet and how are they used?
What is the function of enhancement mode transistor?