What happens to delay if you increase load capacitance?
Answer Posted / shashank agarwal
Since delay=f*C*Vdd^2, delay increases with the increase in the load capacitance
| Is This Answer Correct ? | 1 Yes | 1 No |
Post New Answer View All Answers
What are the different design constraints occur in the synthesis phase?
How does Vbe and Ic change with temperature?
Implement a function with both ratioes and domino logic and merits and demerits of each logic?
Explain Cross section of a PMOS transistor?
Mention what are the different gates where Boolean logic are applicable?
Write a program to explain the comparator?
what is a sequential circuit?
For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?
What is the purpose of having depletion mode device?
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
Working of a 2-stage OPAMP?
Explain various adders and difference between them?
Basic Stuff related to Perl?