Interested to Buy Any Domain ? << Click Here >> for more details...
What happens to delay if we include a resistance at the
output of a CMOS circuit?
- 1 Answers
- 13500 Views
- Infosys, I also Faced
- E-Mail Answers
Answer Posted / madhu
delay increases
| Is This Answer Correct ? | 22 Yes | 0 No |
Post New Answer View All Answers
What are the different measures that are required to achieve the design for better yield?
what is Slack?
What's the price in 1K quantity?
Insights of a 4bit adder/Sub Circuit?
what is multiplexer?
Explain how logical gates are controlled by Boolean logic?
Working of a 2-stage OPAMP?
What was your role in the silicon evaluation/product ramp? What tools did you use?
How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?
Differences between Array and Booth Multipliers?
How do you size NMOS and PMOS transistors to increase the threshold voltage?
How does Vbe and Ic change with temperature?
Implement a function with both ratioed and domino logic and merits and demerits of each logic?
What transistor level design tools are you proficient with? What types of designs were they used on?
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
