What is the basic difference between Latches and Flip flops?
Answers were Sorted based on User's Feedback
Answer / vaishali
ff is edge sensitive while latch is level sensitive...
| Is This Answer Correct ? | 0 Yes | 0 No |
Answer / rajni
latch is not having the provision for external inputs
whereas flipflops have
| Is This Answer Correct ? | 0 Yes | 0 No |
Answer / tu papi manuelito
The correct anwers are many of the posted above. The better
answer in my opinion is the answer #8, and is complemented
by the answers #21 and #25. Remember that the FF's is
constructed by a basic latch plus an edge detector. And
exactly for this you can use a signal to sincronize the
transfer of data in a FF in every rising edge or falling
edge of that mentioned signal (refered as a clock signal
because often is desirable to be periodic but that is not a
rule) i.e.: FF is synchcronous and the latch is not.
| Is This Answer Correct ? | 0 Yes | 0 No |
Answer / sai vignesh
f/f;need clock pulse,
latch; need enable pulse
| Is This Answer Correct ? | 0 Yes | 0 No |
Answer / anilb
The difference between a latch and a flip-flop is that a
latch does not have a clock signal, whereas a flip-flop
always does.
| Is This Answer Correct ? | 0 Yes | 0 No |
Answer / pranay kumar singh
1.latches are asynchronous device where as flip flops is a
synchronous device.
2.lathes are level triggered device but flip flop are edge
triggered device.
| Is This Answer Correct ? | 0 Yes | 0 No |
Answer / dgesh patel
The difference between a latch and a flip-flop is that a
latch does not have a clock signal, whereas a flip-flop
always does.
| Is This Answer Correct ? | 0 Yes | 0 No |
Answer / sudhir kesti
Latch:For latch the controlling signal will not be clock
just it will be like switch when strobe is enabled then it
acts as a open switch and it perform operation on the given
in put else it will hold its previous out put most of the
time it is used as buffer
Flip flop:Flip-flop the controlling signal will be clock
output is generated only during instant of time. Flip flop
i=may be edge triggered or level triggered
| Is This Answer Correct ? | 0 Yes | 0 No |
will you provide me NTPC exam?
what is amplification factor
What is cdma, tdma, fdma?
i am going to face the gd round for the ues exam ,going to be conducted in our college campus by indian army soon so i just want to know that which kind of technical questions are usually asked in the interview after gd ..???
1 Answers Indian Military Services,
how a dpad circuit works
Explain what is an integrator?
what environment is most suitable for fibre channel sans?
Where the two port networks is used ?
describe the timing circuit of 8085 mpu?
Is the output power different from input power.? rated input voltage” Is that the voltage we give to the driver or the voltage which comes out from the driver?
What is the E1 & OmuSig?
tell me about accenture
Civil Engineering (5086)
Mechanical Engineering (4456)
Electrical Engineering (16639)
Electronics Communications (3918)
Chemical Engineering (1095)
Aeronautical Engineering (239)
Bio Engineering (96)
Metallurgy (361)
Industrial Engineering (259)
Instrumentation (3014)
Automobile Engineering (332)
Mechatronics Engineering (97)
Marine Engineering (124)
Power Plant Engineering (172)
Textile Engineering (575)
Production Engineering (25)
Satellite Systems Engineering (106)
Engineering AllOther (1379)