Is there a possibility to use such a treshold voltage for
the NMOS part of a CMOS circuit that during the switching
it will start conducting only after the PMOS part will be
already closed, by this eliminating the leakedge current?
Please note, I'm not asking about the well bias in standby
mode, but about the "antileakedge" measures during normal
operation.
No Answer is Posted For this Question
Be the First to Post Answer
what is max. continous current of LT side of distribtion transformers? ie for25kVA, 63kVA, 100kVA, 200kVA etc
What if the difference beween internal and exrteranal LBB?
is 60hz freq better than 50 hz?&why?
how could we calculate the no of outgoings from a 800 watt distribution board
What are the neccessary safety arrangements before commissioning of HV substation?
how can electricity is produced without water
gas turbine genrator reactances
In explosive and polluted environments which type of motors do we use?
how the find ct mf and mf roll in metering
29 Which of the following breaking method save energy? A regenerative breaking B plugging C dynamic breaking D none of above
How do you convert the lt amps on a transformer to the ht amps?
I am working in transmission network, one of my 66kv line having short distance about 6km, when sending end voltage is 67kv receiving end get 69kv, i want to know that, does distance affects in this matter, please explain in this matter & if possible answer me on my mail id, kaushikkumar.vanavi@getcogujarat.com, kaushik.vanavi@gmail.com
Civil Engineering (5086)
Mechanical Engineering (4456)
Electrical Engineering (16639)
Electronics Communications (3918)
Chemical Engineering (1095)
Aeronautical Engineering (239)
Bio Engineering (96)
Metallurgy (361)
Industrial Engineering (259)
Instrumentation (3014)
Automobile Engineering (332)
Mechatronics Engineering (97)
Marine Engineering (124)
Power Plant Engineering (172)
Textile Engineering (575)
Production Engineering (25)
Satellite Systems Engineering (106)
Engineering AllOther (1379)