For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?
No Answer is Posted For this Question
Be the First to Post Answer
What does the above code synthesize to?
Explain the various MOSFET Capacitances & their significance?
Design an 8 is to 3 encoder using 4 is to encoder?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
What are the different limitations in increasing the power supply to reduce delay?
What is validation?
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
How do you size NMOS and PMOS transistors to increase the threshold voltage?
What happens to delay if you increase load capacitance?
Explain why & how a MOSFET works?
If the current thru the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?