Are you familiar with VHDL and/or Verilog?
Answers were Sorted based on User's Feedback
Answer / charan
no im familiar with verilog/vhdl because knowledge is
enormous and we cant stop the journey here so i wont agree
for this reason
| Is This Answer Correct ? | 2 Yes | 2 No |
Answer / rams
ya! why not?
vhdl stands for very high speed integrated circuit hardware
discription language.
verylog stands for veryfication logic.
| Is This Answer Correct ? | 1 Yes | 2 No |
Answer / yogendra
yes,,
vhdl: very large scale integrated circuit-hardware
description language.(vlsi+hdl)
verilog: verify logic. invented by an indian..
| Is This Answer Correct ? | 15 Yes | 18 No |
Answer / prasadrddy
Very large scale hardware descriptive language
| Is This Answer Correct ? | 3 Yes | 8 No |
Answer / ekta
vhdl is very high speep integrated chips hardware
descripted language and verilog is to verify logic
| Is This Answer Correct ? | 22 Yes | 49 No |
What is validation?
In what cases do you need to double clock a signal before presenting it to a synchronous state machine?
Explain about 6-T XOR gate?
Explain the working of 4-bit Up/down Counter?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.
Cross section of an NMOS transistor?
Give various factors on which threshold voltage depends.
Explain the usage of the shared SPI bus?
Explain the Various steps in Synthesis?
Explain the operation considering a two processor computer system with a cache for each processor.
Differences between Signals and Variables in VHDL? If the same code is written using Signals and Variables what does it synthesize to?
what are three regions of operation of MOSFET and how are they used?