Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

Are you familiar with VHDL and/or Verilog?

Answer Posted / prasadrddy

Very large scale hardware descriptive language

Is This Answer Correct ?    3 Yes 8 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?

1439


Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.

2827


Differences between IRSIM and SPICE?

5422


What are the different design techniques required to create a layout for digital circuits?

1032


What is the ideal input and output resistance of a current source?

2994


what is verilog?

1108


Draw the stick diagram of a NOR gate. Optimize it

1262


For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?

2380


What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?

2425


How does Vbe and Ic change with temperature?

3502


Implement a function with both ratioed and domino logic and merits and demerits of each logic?

3769


What is the critical path in a SRAM?

3178


Explain how MOSFET works?

3226


Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.

1284


Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times

1638