Interested to Buy Any Domain ? << Click Here >> for more details...
Are you familiar with VHDL and/or Verilog?
- 17 Answers
- 28658 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / shalini
yes it is vlsi+Hdl
| Is This Answer Correct ? | 0 Yes | 0 No |
Post New Answer View All Answers
What are the different ways in which antenna violation can be prevented?
Implement a function with both ratioed and domino logic and merits and demerits of each logic?
Give various factors on which threshold voltage depends.
what is Slack?
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?
Explain depletion region.
What is the function of chain reordering?
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
How can you construct both PMOS and NMOS on a single substrate?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.
Explain the Various steps in Synthesis?
Describe the various effects of scaling?
