Are you familiar with VHDL and/or Verilog?
Answer Posted / charan
no im familiar with verilog/vhdl because knowledge is
enormous and we cant stop the journey here so i wont agree
for this reason
| Is This Answer Correct ? | 2 Yes | 2 No |
Post New Answer View All Answers
Insights of a 4bit adder/Sub Circuit?
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
What happens if we delay the enabling of Clock signal?
Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times
6-T XOR gate?
Are you familiar with the term MESI?
How can you model a SRAM at RTL Level?
What are the different design techniques required to create a layout for digital circuits?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.
What is the function of tie-high and tie-low cells?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
Explain how binary number can give a signal or convert into a digital signal?
What is the purpose of having depletion mode device?
What are the different classification of the timing control?
Explain what is the use of defpararm?