Interested to Buy Any Domain ? << Click Here >> for more details...
Are you familiar with VHDL and/or Verilog?
- 17 Answers
- 27964 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / charan
no im familiar with verilog/vhdl because knowledge is
enormous and we cant stop the journey here so i wont agree
for this reason
| Is This Answer Correct ? | 2 Yes | 2 No |
Post New Answer View All Answers
Implement a function with both ratioed and domino logic and merits and demerits of each logic?
What are the Advantages and disadvantages of Mealy and Moore?
Explain Basic Stuff related to Perl?
In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?
Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;
What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus
What's the price in 1K quantity?
what is the difference between the TTL chips and CMOS chips?
Explain how binary number can give a signal or convert into a digital signal?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
What happens if we delay the enabling of Clock signal?
In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?
Give various factors on which threshold voltage depends.
Explain what is the depletion region?
What does the above code synthesize to?
