What are the main issues associated with multiprocessor
caches and how might you solve them?
Answer Posted / narendra
issue : Cache coherency or Data coherency. The problem is
all the processors cache should have exactly the same
shared data (cohenrent data). and there are races possible
with multiprocessors.
possible solution: use one central cache controller which
will get all the read/write requests from all the
processors and peripherals so that it can make sure there
are no races and cache coherency is maintained.
| Is This Answer Correct ? | 10 Yes | 0 No |
Post New Answer View All Answers
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Explain what is slack?
What is the critical path in a SRAM?
What is the purpose of having depletion mode device?
Explain Cross section of a PMOS transistor?
Tell me how MOSFET works.
Explain why is the number of gate inputs to cmos gates usually limited to four?
Explain about 6-T XOR gate?
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
What happens if we use an Inverter instead of the Differential Sense Amplifier?
What are the steps required to solve setup and hold violations in vlsi?
For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?
What are the different measures that are required to achieve the design for better yield?