Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

What are the main issues associated with multiprocessor
caches and how might you solve them?

Answer Posted / narendra

issue : Cache coherency or Data coherency. The problem is
all the processors cache should have exactly the same
shared data (cohenrent data). and there are races possible
with multiprocessors.

possible solution: use one central cache controller which
will get all the read/write requests from all the
processors and peripherals so that it can make sure there
are no races and cache coherency is maintained.

Is This Answer Correct ?    10 Yes 0 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

Implement a function with both ratioed and domino logic and merits and demerits of each logic?

3848


How binary number can give a signal or convert into a digital signal?

1311


Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.

1172


What are the different classification of the timing control?

1165


Explain depletion region.

1096


Explain the working of Insights of an inverter ?

1348


How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?

1246


Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?

1517


Give the cross-sectional diagram of the cmos.

1040


Explain the Working of a 2-stage OPAMP?

1237


If not into production, how far did you follow the design and why did not you see it into production?

2148


For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?

2448


what is Slack?

1234


Explain how logical gates are controlled by Boolean logic?

1236


Implement a function with both ratioes and domino logic and merits and demerits of each logic?

1237