What r the phenomenon which come into play when the devices
are scaled to the sub-micron lengths?
- 4 Answers
- 6922 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / arpan
Due to scaling, the gate oxide thickness is reduced. due to
which gate oxide leakage current flows. And we know that
increase in leakage current, increases power dissipation
which leads to the damage of a cell.
| Is This Answer Correct ? | 3 Yes | 0 No |
Post New Answer View All Answers
How can you model a SRAM at RTL Level?
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
How logical gates are controlled by boolean logic?
What happens if we delay the enabling of Clock signal?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.
Explain how Verilog is different to normal programming language?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
Draw the stick diagram of a NOR gate. Optimize it
Explain how MOSFET works?
Give various factors on which threshold voltage depends.
In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?
Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times
What is the function of tie-high and tie-low cells?
