Interested to Buy Any Domain ? << Click Here >> for more details...
What r the phenomenon which come into play when the devices
are scaled to the sub-micron lengths?
- 4 Answers
- 8845 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / arpan
Due to scaling, the gate oxide thickness is reduced. due to
which gate oxide leakage current flows. And we know that
increase in leakage current, increases power dissipation
which leads to the damage of a cell.
| Is This Answer Correct ? | 3 Yes | 0 No |
Post New Answer View All Answers
Design an 8 is to 3 encoder using 4 is to encoder?
What is the function of enhancement mode transistor?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
what is the use of defpararm?
What is the difference between synchronous and asynchronous reset?
What is the function of tie-high and tie-low cells?
Describe the various effects of scaling?
What are the different ways in which antenna violation can be prevented?
Mention what are the two types of procedural blocks in Verilog?
Give the cross-sectional diagram of the cmos.
What transistor level design tools are you proficient with? What types of designs were they used on?
What is threshold voltage?
Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
Implement a function with both ratioes and domino logic and merits and demerits of each logic?
