Answer Posted / arghya sasmal
During CTS our goal is to
1) minimize the clock skew
2)minimize the clock tree power dissipation
In CTS buffers and inverters are placed in clock net to minimize the skew.
Clock nets are optimized and their driving cells are supposed to match RC values and impedance ...and minimize the clock tree power dissipation
| Is This Answer Correct ? | 4 Yes | 0 No |
Post New Answer View All Answers
What is the function of enhancement mode transistor?
Explain Basic Stuff related to Perl?
Explain the working of 4-bit Up/down Counter?
How to improve these parameters? (Cascode topology, use long channel transistors)
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
What is the difference between the mealy and moore state machine?
Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;
How can you model a SRAM at RTL Level?
What is the critical path in a SRAM?
Explain the working of Insights of a pass gate ?
Explain what is the depletion region?
Are you familiar with the term snooping?
Implement a function with both ratioes and domino logic and merits and demerits of each logic?
Draw the Layout of an Inverter?
What is Noise Margin? Explain the procedure to determine Noise Margin?
