Answer Posted / arghya sasmal

During CTS our goal is to
1) minimize the clock skew
2)minimize the clock tree power dissipation
In CTS buffers and inverters are placed in clock net to minimize the skew.

Clock nets are optimized and their driving cells are supposed to match RC values and impedance ...and minimize the clock tree power dissipation

What are the different ways in which antenna violation can be prevented?

1110

---

Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

3115

---

What does it mean “the channel is pinched off”?

1343

---

Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)

1356

---

Explain what is Verilog?

1088

---

Explain why is the number of gate inputs to cmos gates usually limited to four?

1489

---

Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;

1581

---

Design an 8 is to 3 encoder using 4 is to encoder?

1318

---

Explain CMOS Inverter transfer characteristics?

3900

---

If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?

2482

---

What does the above code synthesize to?

2572

---

What is the critical path in a SRAM?

3178

---

For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?

1235

---

Explain Basic Stuff related to Perl?

1026

---

Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers

1088

---