Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / purna
The main goals of CTS are
1. Clock signal is propagate to all flops in same time.
2. Low global and local skew.
3. Less insertion delay.
4. For low power designs Clock gating cells are added based
on the designer requirement.
5.Selecting a tree structure from (H,Y,binary and fish bone
etc...)
6. less number of buffer and inverters in the clock path.
7. Clock pin has high fanout to balance skew, we need to
synthesis the clock path separately.
| Is This Answer Correct ? | 3 Yes | 0 No |
Post New Answer View All Answers
Give the cross-sectional diagram of the cmos.
How to improve these parameters? (Cascode topology, use long channel transistors)
What are the main issues associated with multiprocessor caches and how might you solve them?
what is the use of defpararm?
Explain Basic Stuff related to Perl?
Explain how Verilog is different to normal programming language?
How can you construct both PMOS and NMOS on a single substrate?
What types of CMOS memories have you designed? What were their size? Speed?
What is the function of enhancement mode transistor?
What are the steps involved in preventing the metastability?
How do you size NMOS and PMOS transistors to increase the threshold voltage?
Explain Cross section of an NMOS transistor?
Explain what is multiplexer?
Draw the SRAM Write Circuitry
What types of high speed CMOS circuits have you designed?
