Answer / arjun_r

Input resistance - Must be very high(ideally infinite)
Output resistance - Must be very low(ideally zero)
Open Loop gain - Ideally Infinite
Input offset voltage - Ideally Zero
Output voltage range - Ideally Infinite
Slew Rate - desired to be high - High SR means the output is more sensitive to input
CMRR - Preferred High (Common mode gain should be low)

What happens when the gate oxide is very thin?

3 Answers   Intel,

---

Mention what are three regions of operation of mosfet and how are they used?

0 Answers  

---

Explain the working of Insights of an inverter ?

0 Answers   Intel,

---

What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?

0 Answers   Intel,

---

For f = AB+CD if B is S-a-1, what r the test vectors needed to detect the fault?

5 Answers   Intel,

---

In Verilog code what does “timescale 1 ns/ 1 ps” signifies?

0 Answers  

---

What are the Factors affecting Power Consumption on a chip?

0 Answers   Intel,

---

Differences between blocking and Non-blocking statements in Verilog?

5 Answers   Intel,

---

What is look up table in vlsi?

0 Answers  

---

Have you studied buses? What types?

1 Answers   Intel,

---

For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)

0 Answers   Infosys,

---

What is polymorphism? (C++)

2 Answers   Intel,

---