Answer / arjun_r

Input resistance - Must be very high(ideally infinite)
Output resistance - Must be very low(ideally zero)
Open Loop gain - Ideally Infinite
Input offset voltage - Ideally Zero
Output voltage range - Ideally Infinite
Slew Rate - desired to be high - High SR means the output is more sensitive to input
CMRR - Preferred High (Common mode gain should be low)

Explain various adders and diff between them?

1 Answers   Intel,

---

In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?

0 Answers   Infosys,

---

What is look up table in vlsi?

0 Answers  

---

What products have you designed which have entered high volume production?

0 Answers   Intel,

---

Are you familiar with VHDL and/or Verilog?

17 Answers   Intel,

---

what are three regions of operation of MOSFET and how are they used?

0 Answers  

---

Differences between DRAM and SRAM?

14 Answers   Infosys, Intel, University, Wipro,

---

Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)

0 Answers   Infosys,

---

what is Slack?

0 Answers  

---

Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.

0 Answers  

---

Explain what is slack?

0 Answers  

---

What is the function of tie-high and tie-low cells?

0 Answers  

---