Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

What is hot electron effect?

Answer Posted / khush

Hot Electron Effect is when a high electric field intensity
developed across the channel causes an avalanche of
electronic charge to break the insulation barrier. As a
result high speed electrons are directed towards the
(floating) gate. This is a charge injection mechanism and is
used in NOR flash programming, better known as Channel Hot
Electron Programming. Flash cells which use this technique
damages the oxide layer with every write.

Is This Answer Correct ?    8 Yes 4 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.

1207


How can you construct both PMOS and NMOS on a single substrate?

4984


Mention what are the different gates where Boolean logic are applicable?

1133


Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

1080


Draw the SRAM Write Circuitry

1189


Implement a function with both ratioes and domino logic and merits and demerits of each logic?

1204


If not into production, how far did you follow the design and why did not you see it into production?

2104


Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?

1135


For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)

1279


What does it mean “the channel is pinched off”?

1358


Explain the Charge Sharing problem while sampling data from a Bus?

4732


What was your role in the silicon evaluation/product ramp? What tools did you use?

3733


Explain the operation considering a two processor computer system with a cache for each processor.

2852


Implement a 2 I/P and gate using Tran gates?

4010


Explain Cross section of an NMOS transistor?

1039