Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / eric
This is caused because the device dimensions have been scaled down, but power supply and the operating voltages have not scaled accordingly. This causes the increase of electrical field strength and the velocity of electrons. Electrons trapped in oxide change the threshold voltage, typically increasing the threshold of NMOS, decreasing the threshold of PMOS. The hot-electron phenomenon can lead to a long-term reliability problem. To keep the hot-carrier effect under control, specailly engineered drain and source regions are used to keep the electrical fields in bound.
| Is This Answer Correct ? | 4 Yes | 1 No |
Post New Answer View All Answers
Explain Basic Stuff related to Perl?
Explain the working of Insights of a pass gate ?
What are the different ways in which antenna violation can be prevented?
What are the different design techniques required to create a layout for digital circuits?
What was your role in the silicon evaluation or product ramp? What tools did you use?
Explain what is slack?
What types of CMOS memories have you designed? What were their size? Speed?
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
What is the function of tie-high and tie-low cells?
What are the different gates where boolean logic are applicable?
What are the ways to Optimize the Performance of a Difference Amplifier?
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
