Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

What happens when the gate oxide is very thin?

Answer Posted / pallavi saxena

It will lead to tunelling effect where carriers can tunnel
thru the gate oxide,resulting in gate leakage current
flowing into the gate.It can be reduced by using Silicon
Nitride (Si3N4) as it forms good interface with Si.

Is This Answer Correct ?    25 Yes 0 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

1017


Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?

1087


Mention what are the two types of procedural blocks in Verilog?

1219


What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?

3211


How do you size NMOS and PMOS transistors to increase the threshold voltage?

2968


why is the number of gate inputs to CMOS gates usually limited to four?

1278


How logical gates are controlled by boolean logic?

1022


What transistor level design tools are you proficient with? What types of designs were they used on?

3392


Cross section of a PMOS transistor?

4726


Explain sizing of the inverter?

4374


How can you model a SRAM at RTL Level?

5686


What does the above code synthesize to?

2524


Explain the Working of a 2-stage OPAMP?

1147


How can you construct both PMOS and NMOS on a single substrate?

4933


For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)

1228