Answer / hari

Hold time is the minimum amount of time the data signal should be held steady after the clock event so that the data are reliably sampled. This applies to synchronous input signals to the flip-flop

Refer the following image inorder to visualize hold time

https://en.wikipedia.org/wiki/File:FF_Tsetup_Thold_Toutput.svg

Answer / reshma

the time at which the input signal is steady

Why signalling link load should be less than 30% in telecommunication?

0 Answers  

---

Define what is meant by fermi level in semiconductor? Where does the fermi level lie in an intrinsic semiconductor?

0 Answers  

---

In CDMA we are use PN'pseudo random noise ",why is is call Noise.

2 Answers   TATA,

---

What is conductor?

0 Answers  

---

Which frequency would a frequency-counter count , if it is connected to an antenna that is recieving several frequencies close to each other in amplitude?

0 Answers  

---

---

how the capacitor and battery are related in symbol,explain?

3 Answers   BARC,

---

Why thyristors are not preferred for inverters?

0 Answers  

---

How many types of number system are there?

0 Answers  

---

what is the main function of transistor Basie?

4 Answers   Crompton Greaves,

---

cdma or gsm which is more complex?

10 Answers   Nokia,

---

if i get a job in bsc .what are the main key duties to handle

0 Answers  

---

What is the significance of the arrow-head in the transistor symbol?

0 Answers  

---