what is hold time for flip flop?
Answers were Sorted based on User's Feedback
Answer / hari
Hold time is the minimum amount of time the data signal should be held steady after the clock event so that the data are reliably sampled. This applies to synchronous input signals to the flip-flop
Refer the following image inorder to visualize hold time
https://en.wikipedia.org/wiki/File:FF_Tsetup_Thold_Toutput.svg
| Is This Answer Correct ? | 10 Yes | 0 No |
What is the minimum value of tv in msa to calculate r&r?
What is meant by IMSI, TMSI, IMEI and MS-ISDN? Why they are needed?
why did the ground terminal place in 3ble plug?
what is angle and amplitude modulation? what is noise in modulation?
What are the two types of control strategies?
What frequency bands are used in satellite communication?
Why series inductor and l-section filters cannot be used with half-wave rectifiers?
Guroscope works on the basis of what?
Define digital system?
Define hold time?
plzz send in detail with answers of rrb section engineers model paper to my mail id sir.
hai,i am apply 4 AAI Jr.Executive(ATC) & Electronics plz send me the model question papers. with regards, a.m.senthil kumar e mail ID:kumar.sen@sify.com
20 Answers AAI Airports Authority Of India, College School Exams Tests, GP, NMBM,
Civil Engineering (5086)
Mechanical Engineering (4456)
Electrical Engineering (16639)
Electronics Communications (3918)
Chemical Engineering (1095)
Aeronautical Engineering (239)
Bio Engineering (96)
Metallurgy (361)
Industrial Engineering (259)
Instrumentation (3014)
Automobile Engineering (332)
Mechatronics Engineering (97)
Marine Engineering (124)
Power Plant Engineering (172)
Textile Engineering (575)
Production Engineering (25)
Satellite Systems Engineering (106)
Engineering AllOther (1379)