Actually i am new to vhdl, i want to know how to declare the procedure and how

Actually i am new to vhdl, i want to know how to declare the
procedure and how to call the procedure in test bench for
VHDL.... Please send answer for that...?

Question Posted / subash05.1989

0 Answers
1954 Views
I also Faced
E-Mail Answers

No Answer is Posted For this Question
Be the First to Post Answer

Post New Answer

More Electronics Communications Interview Questions

What will be voltage between earth - Phase & earth - neutral.

1 Answers DSPM,

What do you mean by half-duplex and full-duplex communication? Explain briefly.

9 Answers

what is semi&full custom difference b/w these two?

0 Answers

WHAT IS THE DIFFERENCE B/W VERILOG AND VHDL

2 Answers Infosys, TCS,

what is potetial,voltage,potential difference

0 Answers

draw the bode plot of a second order typical system.

1 Answers BEL,

smtp?

3 Answers

where is the mercury cell widely used?

2 Answers

What is a full-adder?

0 Answers

How can the memory of a computer be increased?

0 Answers C DAC, CDAC,

How many satellites are required to cover the earth?

0 Answers

WHY NEGATIVE DC VOLTAGE IS REQUIRED AS POWER SUPPLY FOR INTEGRATED CIRCUITS

5 Answers

For more Electronics Communications Interview Questions Click Here