why we most prefer negative clock input(negative level) most
in all flip flop answer
Answers were Sorted based on User's Feedback
Answer / pujitha
because fall time is less than rise time...so the input can
be applied faster to the circuit..delay is less
Is This Answer Correct ? | 3 Yes | 1 No |
Answer / shubham
to maintain synchronisation... bec all the signals are taken as active during +ive level .. so to remove ambiguity we take -ive level as active for clock..
Is This Answer Correct ? | 0 Yes | 0 No |
Answer / pathugovan
negative clock input means '0'.In this flip flop we give a input in negative it invert and finaly give positive output.that why we always give negative input.
Is This Answer Correct ? | 0 Yes | 4 No |
hi my name is saikiran ,iam an betch in electronic and communication i got i-20 in npu and iam having 24 backogs gre 860 ielts 5.5,how i should define my seif so please give me appropriate answer i need some help
How to convert three phase to single phase in ups
what is RS-232 giv ex?
Why the input impedance of OP-Amp is so high?
Is it possible to isolate a drive by installing a offline ups and also drive should be protected during normal power supply availability and is the use of isolation transformer necessary.
Explain with the help of a diagram the functioning of an adder.
I am a Electronics Communications Engineer.Please send us the important interview questions and answers.
Define what is photodiode?
please send me earlier question papers of rrb je(signal)at my id arvind44444@gmail.com
Explain the difference between silicon controlled switch (scs) and gate turn-off switch (gto)?
why the mobility of electron is high than hole?
What are rlc circuits?