why we most prefer negative clock input(negative level) most in all flip flop

why we most prefer negative clock input(negative level) most
in all flip flop answer

Question Posted / guest

3 Answers
5519 Views
I also Faced
E-Mail Answers

Answers were Sorted based on User's Feedback

why we most prefer negative clock input(negative level) most in all flip flop answer..

Answer / pujitha

because fall time is less than rise time...so the input can
be applied faster to the circuit..delay is less

Is This Answer Correct ?

3 Yes

1 No

why we most prefer negative clock input(negative level) most in all flip flop answer..

Answer / shubham

to maintain synchronisation... bec all the signals are taken as active during +ive level .. so to remove ambiguity we take -ive level as active for clock..

Is This Answer Correct ?

0 Yes

0 No

why we most prefer negative clock input(negative level) most in all flip flop answer..

Answer / pathugovan

negative clock input means '0'.In this flip flop we give a input in negative it invert and finaly give positive output.that why we always give negative input.

Is This Answer Correct ?

0 Yes

4 No

Post New Answer

More Electronics Communications Interview Questions

What is cut-off frequency?

1 Answers

why ne555 ic is called as timer ic? we can use many other ic for timing generation... why not they called as timer?

1 Answers

why in 8085 microprocessor some address and data bus are same help me ...

8 Answers

Hello all I would like to prepare for gate 2016.could u help me to crack gate exam.plzz suggest me and send me all important model papers along with tips.

1 Answers

how many type of plc used in siemens automation system.

1 Answers Electrosteel,

why we can indicate inductor with 'L'?

1 Answers

can i get all books inrpidshare

1 Answers

what is frame structher in SDH .

1 Answers

What is a logic gate?

1 Answers

Can the value of stability factor be less than unity?