Interested to Buy Any Domain ? << Click Here >> for more details...
why we most prefer negative clock input(negative level) most
in all flip flop answer
- 3 Answers
- 5307 Views
- I also Faced
- E-Mail Answers
Answer Posted / pujitha
because fall time is less than rise time...so the input can
be applied faster to the circuit..delay is less
| Is This Answer Correct ? | 3 Yes | 1 No |
Post New Answer View All Answers
hi i am electronics & telecomm engg & appling 4 the AAI jr executive (electronics/ATC) written test. pls forward me the syllabus & old question papers.I will be very much thankful to you. pis inform to mpnisi@gmail.com
Which one is faster between nand-sr ff and nor-sr ff?
Explain GPRS architecture.
What are the disadvantages of continuous gating signal?
Explain differences between microprocessor and micro controller?
Compare the generalized subnetting with VLSM.
SIR,i am applying for the jr.engineer(signal)post.kindly if you send some previos sample question -answer i will be higly obliged
How will u plan a grounding network for a nw plant....
Define what is a p-n junction?
What is a waveform used for in reference to electronics?
Explain what is a differential amplifier?
What are the two types of cyclo-converters?
importance of defining tg or tf in selecting master and slave bts's?
The output of a 60hz full-wave bridge rectifier has a 60 hz ripple. It this circuit working properly?
What is Not-So-Stubby (NSSA)in Open Shortest Path First?
