why we most prefer negative clock input(negative level) most
in all flip flop answer
- 3 Answers
- 5517 Views
- I also Faced
- E-Mail Answers
Answer Posted / shubham
to maintain synchronisation... bec all the signals are taken as active during +ive level .. so to remove ambiguity we take -ive level as active for clock..
| Is This Answer Correct ? | 0 Yes | 0 No |
Post New Answer View All Answers
what is the present model of group1 and group 2 syllabus plz send the link ?
i am electronics & telecomm engg & appling 4 the AAI jr executive (electronics/ATC) written test. pls forward me the syllabus & old question papers.I will be very much thankful to you. NAZEEHA E.MAIL ID:- km.nazi.km@gmail.com
please provide me the previous technical papers for ece branch conducted by hpcl
hi i am electronics & telecomm engg & appling 4 the AAI jr executive (electronics/ATC) written test. pls forward me the syllabus & old question papers.I will be very much thankful to you. shahrukhkhalid911@gmail.com and shahrukh_khalid911@yahoo.co.in
i need recent placement paper
please somebody who have asked questions related to electronic and communication eng siemens 2010-2012 post here
can anybody mail the exact sylabuss for ECIL
sir, please send me RRB Question papers for Section engineer Signal..
i want to get rrb solved paper of s.e. & j.e.. on my mail mraj.meena@gmail.com
send me jto(telecom) exam papers
Please, give me the simple circuit dig. for "oscillator with variable frequency & upto 6W". I will be very thankful to you.
plz send me questions related to vlsi backend jobs....
will you provide me NTPC exam?
Hai Frds, i want to join in testing tools course, pls sugest good institute. And pls tel about Mind Q institute & phone num of Nareswar Roa sir plss, ple mail me plssssss
Dear concern Plz provide me the solved papers of Railway section engineer in signal...
