Answer Posted / guest
The time required in clock cycles to send cause of
interrupt to processor.
| Is This Answer Correct ? | 4 Yes | 13 No |
Post New Answer View All Answers
Draw the Layout of an Inverter?
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
What transistor level design tools are you proficient with? What types of designs were they used on?
what is multiplexer?
If not into production, how far did you follow the design and why did not you see it into production?
Draw a 6-T SRAM Cell and explain the Read and Write operations
What does it mean “the channel is pinched off”?
What is Body Effect?
How to improve these parameters? (Cascode topology, use long channel transistors)
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
Draw the stick diagram of a NOR gate. Optimize it
Explain what is multiplexer?
Explain the Working of a 2-stage OPAMP?
Draw a CMOS Inverter. Explain its transfer characteristics
What are the different gates where boolean logic are applicable?