Suppose you have a combinational circuit between two
registers driven by a clock. What will you do if the delay
of the combinational circuit is greater than your clock
signal? (You can't resize the combinational circuit
transistors)
Answers were Sorted based on User's Feedback
Answer / adi
Insert a small buffer to increase the skew between the two
regs. This can be quick fix only in some cases though
Is This Answer Correct ? | 13 Yes | 0 No |
Answer / pavankumar v vijapur
use register retiming concept .......
i.e split up comb delay in two paths using a flop
Is This Answer Correct ? | 4 Yes | 1 No |
Answer / ram
when there is a combo delay which is more than the clock
time period, though all the above can be a solution if the
delay is small, normally they mark it as a multi clock cycle
path.
Is This Answer Correct ? | 3 Yes | 1 No |
Answer / guest
Ideally, clock period will be increased (reducing maximum
operation frequency)
Is This Answer Correct ? | 3 Yes | 3 No |
Tell me how BJT works.
WHAT IS THE DIFFERENCE BETWEEN TESTING AND VERIFICATION OF VLSI CIRCUIT?
Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?
What happens if we increase the number of contacts or via from one metal layer to the next?
What are the different types of skews used in vlsi?
Why do we use a Clock tree?
What is the difference between cmos and bipolar technologies?
For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?
If not into production, how far did you follow the design and why did not you see it into production?
what is the difference between the testing and verification?
What happens to delay if you increase load capacitance?
what is the doping?