Suppose you have a combinational circuit between two
registers driven by a clock. What will you do if the delay
of the combinational circuit is greater than your clock
signal? (You can't resize the combinational circuit
transistors)
Answer Posted / raguvaran
pipeline the design dude
| Is This Answer Correct ? | 4 Yes | 1 No |
Post New Answer View All Answers
What products have you designed which have entered high volume production?
What are the steps involved in preventing the metastability?
Draw a CMOS Inverter. Explain its transfer characteristics
what is multiplexer?
Mention what are the different gates where Boolean logic are applicable?
Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?
What is look up table in vlsi?
What are the steps required to solve setup and hold violations in vlsi?
In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?
what is the difference between the TTL chips and CMOS chips?
What are the Factors affecting Power Consumption on a chip?
How do you size NMOS and PMOS transistors to increase the threshold voltage?
How does Vbe and Ic change with temperature?
Explain what is slack?
What are the Advantages and disadvantages of Mealy and Moore?