Suppose you have a combinational circuit between two
registers driven by a clock. What will you do if the delay
of the combinational circuit is greater than your clock
signal? (You can't resize the combinational circuit
transistors)

Answer Posted / raguvaran

pipeline the design dude

Is This Answer Correct ?    4 Yes 1 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

Explain what is slack?

643


Draw a 6-T SRAM Cell and explain the Read and Write operations

805


What is the difference between the mealy and moore state machine?

597


What happens if we use an Inverter instead of the Differential Sense Amplifier?

2479


What are the main issues associated with multiprocessor caches and how might you solve them?

1746






Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.

679


Implement a function with both ratioed and domino logic and merits and demerits of each logic?

3238


What was your role in the silicon evaluation or product ramp? What tools did you use?

1862


What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?

772


How can you construct both PMOS and NMOS on a single substrate?

4489


Explain the operation of a 6T-SRAM cell?

4077


What types of CMOS memories have you designed? What were their size? Speed?

4158


what is multiplexer?

665


Explain why present VLSI circuits use MOSFETs instead of BJTs?

650


What is the function of chain reordering?

624