Suppose you have a combinational circuit between two
registers driven by a clock. What will you do if the delay
of the combinational circuit is greater than your clock
signal? (You can't resize the combinational circuit
transistors)
- 6 Answers
- 11454 Views
- I also Faced
- E-Mail Answers
Answer Posted / guest
Ideally, clock period will be increased (reducing maximum
operation frequency)
| Is This Answer Correct ? | 3 Yes | 3 No |
Post New Answer View All Answers
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
Explain how Verilog is different to normal programming language?
Explain the Various steps in Synthesis?
How can you model a SRAM at RTL Level?
What happens if we delay the enabling of Clock signal?
What are the steps involved in preventing the metastability?
Why does the present vlsi circuits use mosfets instead of bjts?
Explain why present VLSI circuits use MOSFETs instead of BJTs?
In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?
Implement a function with both ratioed and domino logic and merits and demerits of each logic?
Explain the operation considering a two processor computer system with a cache for each processor.
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
Explain the Charge Sharing problem while sampling data from a Bus?
What transistor level design tools are you proficient with? What types of designs were they used on?
Explain sizing of the inverter?
