Suppose you have a combinational circuit between two
registers driven by a clock. What will you do if the delay
of the combinational circuit is greater than your clock
signal? (You can't resize the combinational circuit
transistors)
- 6 Answers
- 11460 Views
- I also Faced
- E-Mail Answers
Answer Posted / adi
Insert a small buffer to increase the skew between the two
regs. This can be quick fix only in some cases though
| Is This Answer Correct ? | 13 Yes | 0 No |
Post New Answer View All Answers
Draw the Layout of an Inverter?
Explain what is the use of defpararm?
What are the different design techniques required to create a layout for digital circuits?
what is multiplexer?
Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?
what is the use of defpararm?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
What is the main function of metastability in vsdl?
Implement F= not (AB+CD) using CMOS gates?
Insights of a 4bit adder/Sub Circuit?
If not into production, how far did you follow the design and why did not you see it into production?
How do you size NMOS and PMOS transistors to increase the threshold voltage?
What is the function of tie-high and tie-low cells?
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Explain the working of 4-bit Up/down Counter?
