Interested to Buy Any Domain ? << Click Here >> for more details...
Suppose you have a combinational circuit between two
registers driven by a clock. What will you do if the delay
of the combinational circuit is greater than your clock
signal? (You can't resize the combinational circuit
transistors)
- 6 Answers
- 13850 Views
- I also Faced
- E-Mail Answers
Answer Posted / adi
Insert a small buffer to increase the skew between the two
regs. This can be quick fix only in some cases though
| Is This Answer Correct ? | 13 Yes | 0 No |
Post New Answer View All Answers
Explain the Charge Sharing problem while sampling data from a Bus?
What is the critical path in a SRAM?
What are the Factors affecting Power Consumption on a chip?
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
How about voltage source?
Explain how logical gates are controlled by Boolean logic?
Write a program to explain the comparator?
Explain what is the depletion region?
What happens if we delay the enabling of Clock signal?
Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?
Explain what is multiplexer?
Explain about 6-T XOR gate?
What transistor level design tools are you proficient with? What types of designs were they used on?
