Suppose you have a combinational circuit between two
registers driven by a clock. What will you do if the delay
of the combinational circuit is greater than your clock
signal? (You can't resize the combinational circuit
transistors)
Answer Posted / ram
when there is a combo delay which is more than the clock
time period, though all the above can be a solution if the
delay is small, normally they mark it as a multi clock cycle
path.
| Is This Answer Correct ? | 3 Yes | 1 No |
Post New Answer View All Answers
Explain the three regions of operation of a mosfet.
Explain Basic Stuff related to Perl?
Insights of a 4bit adder/Sub Circuit?
For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
What are the various regions of operation of mosfet? How are those regions used?
what is verilog?
What are the steps involved in designing an optimal pad ring?
what is multiplexer?
Draw a 6-T SRAM Cell and explain the Read and Write operations
How about voltage source?
Explain the Charge Sharing problem while sampling data from a Bus?
Explain the Various steps in Synthesis?
What is the difference between nmos and pmos technologies?
Explain why present VLSI circuits use MOSFETs instead of BJTs?