Suppose you have a combinational circuit between two
registers driven by a clock. What will you do if the delay
of the combinational circuit is greater than your clock
signal? (You can't resize the combinational circuit
transistors)
- 6 Answers
- 11463 Views
- I also Faced
- E-Mail Answers
Answer Posted / ram
when there is a combo delay which is more than the clock
time period, though all the above can be a solution if the
delay is small, normally they mark it as a multi clock cycle
path.
| Is This Answer Correct ? | 3 Yes | 1 No |
Post New Answer View All Answers
Are you familiar with the term MESI?
Draw a CMOS Inverter. Explain its transfer characteristics
What are the various regions of operation of mosfet? How are those regions used?
What is look up table in vlsi?
What is the critical path in a SRAM?
If not into production, how far did you follow the design and why did not you see it into production?
Explain what is Verilog?
Draw the stick diagram of a NOR gate. Optimize it
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
What are the different gates where boolean logic are applicable?
Explain the Working of a 2-stage OPAMP?
How binary number can give a signal or convert into a digital signal?
How can you construct both PMOS and NMOS on a single substrate?
What is the difference between cmos and bipolar technologies?
Explain the operation of a 6T-SRAM cell?
