Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

VLSI Interview Questions
Questions Answers Views Company eMail

Explain CMOS Inverter transfer characteristics?

ADS,

3929

Explain sizing of the inverter?

Infosys,

4436

How do you size NMOS and PMOS transistors to increase the threshold voltage?

4 29574

What is Noise Margin? Explain the procedure to determine Noise Margin?

2466

Give the expression for CMOS switching power dissipation?

Cypress Semiconductor,

2 8334

What is Body Effect?

CG CoreEL, Cisco, TA,

2528

What happens to delay if you increase load capacitance?

Google,

1 3669

What are the limitations in increasing the power supply to reduce delay?

Infosys,

2 13522

How does Resistance of the metal lines vary with increasing thickness and increasing length?

Infosys,

3 13614

What happens if we increase the number of contacts or via from one metal layer to the next?

Infosys,

1 7575

Give the various techniques you know to minimize power consumption?

5 13107

Explain the Charge Sharing problem while sampling data from a Bus?

1 4714

What happens if we use an Inverter instead of the Differential Sense Amplifier?

3010

What is the critical path in a SRAM?

3203

In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?

Infosys,

4135


Post New VLSI Questions

Un-Answered Questions { VLSI }

Implement a function with both ratioes and domino logic and merits and demerits of each logic?

1205


Working of a 2-stage OPAMP?

3194


Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

1089


What is the function of tie-high and tie-low cells?

1098


What are the different design constraints occur in the synthesis phase?

1103


Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times

1668


Explain the Charge Sharing problem while sampling data from a Bus?

4744


What are the ways to Optimize the Performance of a Difference Amplifier?

2453


Explain Cross section of an NMOS transistor?

1044


Implement a 2 I/P and gate using Tran gates?

4017


Explain how logical gates are controlled by Boolean logic?

1201


How to improve these parameters? (Cascode topology, use long channel transistors)

2192


Write a VLSI program that implements a toll booth controller?

3995


What are the different design techniques required to create a layout for digital circuits?

1050


Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?

1465