How do you size NMOS and PMOS transistors to increase the
threshold voltage?

Answers were Sorted based on User's Feedback



How do you size NMOS and PMOS transistors to increase the threshold voltage?..

Answer / senthil nath

I believe the question is how size NMOS/PMOS to increase the
threshold voltage of inverter? The Vt of a transistor cannot
be altered by changing it's Width or length as per my
understanding. Correct me if I am wrong.

So for the inverter, increasing PMOS width increases Vt of
inverter and increasing NMOS width decreases Vt of inverter.

Is This Answer Correct ?    15 Yes 12 No

How do you size NMOS and PMOS transistors to increase the threshold voltage?..

Answer / senthil nath

@Abhishek,
Vt of inverter means the switching voltage of the inverter
(i.e. the voltage at which the inverter starts to switch)

Is This Answer Correct ?    6 Yes 3 No

How do you size NMOS and PMOS transistors to increase the threshold voltage?..

Answer / abhishek

@ snethil... Vt of the PMOS and NMOSs change in short
channel devices with length... and what is Vt of inverter ?

Is This Answer Correct ?    4 Yes 4 No

How do you size NMOS and PMOS transistors to increase the threshold voltage?..

Answer / ramana

NMOS:Incresing the length vt will decrease.Incresing the
width vt will increase.
PMOS:Incresing the width vt will decrease.Incresing the
length vt will increase.

Is This Answer Correct ?    6 Yes 19 No

Post New Answer

More VLSI Interview Questions

Write a program to explain the comparator?

0 Answers  


Are you familiar with VHDL and/or Verilog?

1 Answers   Intel,


Suppose you have a combinational circuit between two registers driven by a clock. What will you do if the delay of the combinational circuit is greater than your clock signal? (You can't resize the combinational circuit transistors)

6 Answers  


If not into production, how far did you follow the design and why did not you see it into production?

1 Answers   Intel,


Have you studied pipelining? List the 5 stages of a 5 stage pipeline. Assuming 1 clock per stage, what is the latency of an instruction in a 5 stage machine? What is the throughput of this machine ?

4 Answers   Intel,






Differences between IRSIM and SPICE?

0 Answers   Intel,


Have you studied buses? What types?

1 Answers   Intel,


What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus

0 Answers   Infosys,


Insights of a 4bit adder/Sub Circuit?

0 Answers   Intel,


What are the total number of lines written by you in C/C++? What compiler was used?

1 Answers   Intel, Zensar,


How does a pn junction works?

2 Answers   Wipro,


How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?

0 Answers   Infosys,


Categories