Answer / sivakumar

we know that when j=k=1 in a jk flip flop then output is
the complement of the previous output i.e if j=k=1 and Y=0
then after the clock pulse y becomes 1.
but if the propagation delay of the gates is much lesser
than the pulse duration then during the same pulse at first
y becomes 0 and after another propagation delay y becomes 1
and so on.
thus within the same pulse duration due to very small
propagation delays output oscillates back and forth between
0 and 1. this condition is called race around condition and
at the end of the pulse the output is uncertain.

Answer / ekta

we know that when j=k=1 in a jk flip flop then output is
the complement of the previous output i.e if j=k=1 and Y=0
then after the clock pulse y becomes 1.
but if the propagation delay of the gates is much lesser
than the pulse duration then during the same pulse at first
y becomes 0 and after another propagation delay y becomes 1
and so on.
thus within the same pulse duration due to very small
propagation delays output oscillates back and forth between
0 and 1. this condition is called race around condition and
at the end of the pulse the output is uncertain.

Answer / shinz

in a level triggered JK flipflop, if J=K=1 and if the pulse width of the clock is very much greater than propagation delay, then the output will toggle more than one time.this condition is known as race around condition

Answer / shikha chauhan

The condition S=R=1 is not allowed in SR flip-flop, this is
eliminated by JK flip flop by using feedback connection
from output to input of gate 1 and 2 because of the
feedback connection Q(Q')at the i/p to K(J). The i/p will
change during clk pulse CP=1, if the o/p changes the state.

Answer / jenson

in a race around condition the output depends onthe
relative operating speed of 2 or more components.

Answer / yogesh

in jk flip flop race around problem will accur when both
the inputs are high.
it can be prevented by using
master slave jk flip flop.

Answer / manilal

O\P change more than once 4 specfc i\p then it is said to be race around condition .j=1,k=1 ,nd clok-1 o\p togles or flipflop wil confusing whch flipflop wil enable or not so flip flop race around or competitive against one another that is due to o\p togles depndng up on prevous state

Answer / praveen kishor

Drawback in jk flip flop is Race arround condition which is eliminated in D flip flop is called Race arround condition.

Answer / bineesh p babu

In J-K Flip flop, The clock time is higher than the output toggling time then for J=1 & K=1 , the output will be changed irrelevant of our input. This condition is known as Race around condition.

Answer / neha

when both the inputs are in low condition in JK flip this condition is called race around condition

what happen when unit step signal is applied to a integrater circuit.explain with graph

10 Answers   BARC,

optical fiber losses.

11 Answers   ONGC, RRB, Tata Communications, Telecommunications,

can any one please tell me the optionals for group-1 mains.actually i am preparing for civils.i took one optional.

0 Answers  

What are the causes of failure of mosfet in an high frequency application?

2 Answers  

what frequncy range useing in cell communication

7 Answers  

why three pick-up tubes are provided in a clour camera?

0 Answers  

What is non-weighted code?

0 Answers  

Explain why the antenna is called passive element?

0 Answers  

how can we get the output of half adder by using 555 timer circuit,give it desired circuit diagram

0 Answers   Infosys, TCS,

checking procedure of i.g.b.yt & diode by multimeter...

0 Answers   Badve,

hI, I AM A BE GRADUATE. WILL U LET ME KNOW WHAT TYPE OF OFFICER POSTS ARE AVAILABLE FOR MY QUALIFICATION IN SBI BANK? WHETHER THERE ARE ANY SCALE OF PAY DIFFERENCE FOR THE REST OF THE OFFICER POST AND THE POST THAT IS UNIQUE FOR ENGINEERS?

0 Answers   State Bank Of India SBI,

RF amplifier of an A.M. receiver is normally biased in a.) Class 'A' b.) Class 'b' c.) Class 'C' d.) None

5 Answers   BSNL,