What are edge triggered flip flop and level triggered flip flop?
Answer / Mukesh Kumar Tewari
Edge-triggered flip-flops (D type) change state at the edges of their clock waveform, either positive or negative. On the other hand, level-triggered flip-flops (JK, D latch, etc.) change state during the active level of their clock waveform.
| Is This Answer Correct ? | 0 Yes | 0 No |
plz post the ne questions for electronics engg interview
What do you mean by effect of noise on carrier signal & what is noise segment
what is caskading in networking.and how it implement ?
what do we mean by the term PTT in mobile? & what is the main function of PTT service?
what do u understand by telecommunication?
SIR CAN U GIV TOPICS TAT COVERED IN JR.EXECUTIVE (ELECTRONICS) INTERVIEW N ALSO TIPS TO CRACK THE INTERVIEW PLZ
what is meant by modulation?
How rectangular filter are practically made?
especeted cutt off for bharat electronics limited exam both on 26june and 1 july
write the 10 prime nos program in c++?
i will be attending the HAL MANAGEMENT TRAINEE(TECHNICAL ) exam ,please i want previous years question papers of HAL in e&c.
what is practical application of clamper circuit?
Civil Engineering (5086)
Mechanical Engineering (4453)
Electrical Engineering (16638)
Electronics Communications (3918)
Chemical Engineering (1095)
Aeronautical Engineering (239)
Bio Engineering (96)
Metallurgy (361)
Industrial Engineering (259)
Instrumentation (3014)
Automobile Engineering (332)
Mechatronics Engineering (97)
Marine Engineering (124)
Power Plant Engineering (172)
Textile Engineering (575)
Production Engineering (25)
Satellite Systems Engineering (106)
Engineering AllOther (1379)