Explain the difference between verilog task and verilog function?

Question Posted / abhay jindal

0 Answers
1312 Views
I also Faced
E-Mail Answers

No Answer is Posted For this Question
Be the First to Post Answer

Post New Answer

More Electrical Engineering Interview Questions

What is meant by pilot exciter and its working?

2 Answers

why induction motor always operate at lagging p.f.?

4 Answers

I HAVE 2 nO'S OF SYSTEMS, HOW MUCH UPS CAPACITY REQUIRED ALONG WITH 400WATTS ANOTHER LOAD? PLEASE GIVE THE FORMULA?

1 Answers

How many 2 ton window A/c can runs on a 125 KVA generator?

7 Answers

how to wiring it with contactor and timer together

0 Answers

I have a 3 phase 600 volt prim. feed and a 120/208 sec. Isolateing tranformer .We are using this system for safety against shock . What is the proper grounding ?? Does the common on sec. get earth ground ???

1 Answers

Please specify the parts of VCB&ACB

1 Answers

i want some interview related questions with their answers which can help for attend the interviews...

0 Answers Janta Glass,

why put integration for capacitorand differation for inductance

1 Answers

what is the diffrence between current transformer and voltage trasformer

3 Answers

If you touch power transformer........ Then , in your body current will flow or not...?

7 Answers

what will happen if a part of primary winding of a transformer is accidentally short-circuited?

2 Answers

For more Electrical Engineering Interview Questions Click Here