what is the difference between the testing and verification?
- 1 Answers
- 5900 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / wilszz
testing is performed on a silicon level after the design is made by foundry. it is chariterization test. However verification is done before tapeout and during the design stage, it mainly has netlist- verification and layout verification
| Is This Answer Correct ? | 3 Yes | 0 No |
Post New Answer View All Answers
Explain Basic Stuff related to Perl?
what is SCR (Silicon Controlled Rectifier)?
What is the ideal input and output resistance of a current source?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
Explain what is Verilog?
Explain the Working of a 2-stage OPAMP?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.
what are three regions of operation of MOSFET and how are they used?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
How logical gates are controlled by boolean logic?
How do you size NMOS and PMOS transistors to increase the threshold voltage?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
Mention what are the two types of procedural blocks in Verilog?
How does Vbe and Ic change with temperature?
Explain what is the depletion region?
