Interested to Buy Any Domain ? << Click Here >> for more details...
what is the difference between the testing and verification?
- 1 Answers
- 6851 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / wilszz
testing is performed on a silicon level after the design is made by foundry. it is chariterization test. However verification is done before tapeout and during the design stage, it mainly has netlist- verification and layout verification
| Is This Answer Correct ? | 3 Yes | 0 No |
Post New Answer View All Answers
How does a Bandgap Voltage reference work?
Write a program to explain the comparator?
What are the different ways in which antenna violation can be prevented?
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
Describe the various effects of scaling?
Explain the Working of a 2-stage OPAMP?
What was your role in the silicon evaluation/product ramp? What tools did you use?
Explain what is the depletion region?
What are the steps involved in preventing the metastability?
Draw a CMOS Inverter. Explain its transfer characteristics
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?
what is the use of defpararm?
For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?
Give various factors on which threshold voltage depends.
