Interested to Buy Any Domain ? << Click Here >> for more details...
what is the difference between the testing and verification?
- 1 Answers
- 6659 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / wilszz
testing is performed on a silicon level after the design is made by foundry. it is chariterization test. However verification is done before tapeout and during the design stage, it mainly has netlist- verification and layout verification
| Is This Answer Correct ? | 3 Yes | 0 No |
Post New Answer View All Answers
what is the use of defpararm?
6-T XOR gate?
How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?
What transistor level design tools are you proficient with? What types of designs were they used on?
Basic Stuff related to Perl?
How can you construct both PMOS and NMOS on a single substrate?
Give the cross-sectional diagram of the cmos.
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.
How about voltage source?
Explain how binary number can give a signal or convert into a digital signal?
what is the difference between the TTL chips and CMOS chips?
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
What is threshold voltage?
what is verilog?
