Answer Posted / bhyreshkj
By applying the gate voltage we can create a channel b/w source and drain. thereafter by increasing the Vds, the current Id flow from source to drain. Depending upon gate voltage Vg we can manipulate the width of the channel b/w Source and Drain. it will reflect on Id current variation.
| Is This Answer Correct ? | 0 Yes | 0 No |
Post New Answer View All Answers
Explain how Verilog is different to normal programming language?
Explain what is scr (silicon controlled rectifier)?
What are the Advantages and disadvantages of Mealy and Moore?
What transistor level design tools are you proficient with? What types of designs were they used on?
What is the function of tie-high and tie-low cells?
Explain how MOSFET works?
Explain what is the depletion region?
What happens if we delay the enabling of Clock signal?
For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?
What are the main issues associated with multiprocessor caches and how might you solve them?
What are the different ways in which antenna violation can be prevented?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
why is the number of gate inputs to CMOS gates usually limited to four?
Tell me how MOSFET works.
